作者
Partha Biswas, Nikil Dutt, Paolo Ienne, Laura Pozzi
发表日期
2006/3/6
研讨会论文
Proceedings of the Design Automation & Test in Europe Conference
卷号
1
页码范围
1-6
出版商
IEEE
简介
Instruction set extensions (ISEs) can be used effectively to accelerate the performance of embedded processors. The critical, and difficult task of ISE selection is often performed manually by designers. A few automatic methods for ISE generation have shown good capabilities, but are still limited in the handling of memory accesses, and so they fail to directly address the memory wall problem. We present here the first ISE identification technique that can automatically identify state-holding application-specific functional units (AFUs) comprehensively, thus being able to eliminate a large portion of memory traffic from cache and main memory. Our cycle-accurate results obtained by the SimpleScalar simulator show that the identified AFUs with architecturally visible storage gain significantly more than previous techniques, and achieve an average speedup of 2.8times over pure software execution. Moreover, the number …
引用总数
20062007200820092010201120122013201420152016201720182019202028943551121232
学术搜索中的文章