作者
Jeyavijayan Rajendran, Huan Zhang, Chi Zhang, Garrett S Rose, Youngok Pino, Ozgur Sinanoglu, Ramesh Karri
发表日期
2013/10/1
期刊
IEEE Transactions on computers
卷号
64
期号
2
页码范围
410-424
出版商
IEEE
简介
Globalization of the integrated circuit (IC) design industry is making it easy for rogue elements in the supply chain to pirate ICs, overbuild ICs, and insert hardware Trojans. Due to supply chain attacks, the IC industry is losing approximately $4 billion annually. One way to protect ICs from these attacks is to encrypt the design by inserting additional gates such that correct outputs are produced only when specific inputs are applied to these gates. The state-of-the-art logic encryption technique inserts gates randomly into the design, but does not necessarily ensure that wrong keys corrupt the outputs. Our technique ensures that wrong keys corrupt the outputs. We relate logic encryption to fault propagation analysis in IC testing and develop a fault analysis-based logic encryption technique. This technique enables a designer to controllably corrupt the outputs. Specifically, to maximize the ambiguity for an attacker, this …
引用总数
20152016201720182019202020212022202320249215644808876685529
学术搜索中的文章
J Rajendran, H Zhang, C Zhang, GS Rose, Y Pino… - IEEE Transactions on computers, 2013