作者
Jeyavijayan Rajendran, Ozgur Sinanoglu, Ramesh Karri
发表日期
2013/3/18
研讨会论文
2013 Design, Automation & Test in Europe Conference & Exhibition (DATE)
页码范围
1259-1264
出版商
IEEE
简介
Split manufacturing of integrated circuits (IC) is being investigated as a way to simultaneously alleviate the cost of owning a trusted foundry and eliminate the security risks associated with outsourcing IC fabrication. In split manufacturing, a design house (with a low-end, in-house, trusted foundry) fabricates the Front End Of Line (FEOL) layers (transistors and lower metal layers) in advanced technology nodes at an untrusted high-end foundry. The Back End Of Line (BEOL) layers (higher metal layers) are then fabricated at the design house's trusted low-end foundry. Split manufacturing is considered secure (prevents reverse engineering and IC piracy) as it hides the BEOL connections from an attacker in the FEOL foundry. We show that an attacker in the FEOL foundry can exploit the heuristics used in typical floorplanning, placement, and routing tools to bypass the security afforded by straightforward split …
引用总数
2013201420152016201720182019202020212022202320243101423353025373519205
学术搜索中的文章
J Rajendran, O Sinanoglu, R Karri - 2013 Design, Automation & Test in Europe Conference …, 2013