关注
Leandro M. Giacomini Rocha
Leandro M. Giacomini Rocha
R&D Engineer, imec
在 imec.be 的电子邮件经过验证
标题
引用次数
引用次数
年份
Binary CorNET: Accelerator for HR estimation from wrist-PPG
LG Rocha, D Biswas, BE Verhoef, S Bampi, C Van Hoof, M Konijnenburg, ...
IEEE Transactions on Biomedical Circuits and Systems 14 (4), 715-726, 2020
412020
A cross-layer gate-level-to-application co-simulation for design space exploration of approximate circuits in HEVC video encoders
G Paim, LMG Rocha, H Amrouch, EAC da Costa, S Bampi, J Henkel
IEEE Transactions on Circuits and Systems for Video Technology 30 (10), 3814 …, 2019
332019
Power-, area-, and compression-efficient eight-point approximate 2-D discrete tchebichef transform hardware design combining truncation pruning and efficient transposition buffers
G Paim, LMG Rocha, GM Santana, LB Soares, EAC da Costa, S Bampi
IEEE Transactions on Circuits and Systems I: Regular Papers 66 (2), 680-693, 2018
232018
Power-efficient approximate Newton–Raphson integer divider applied to NLMS adaptive filter for high-quality interference cancelling
V Guidotti, G Paim, LMG Rocha, E Costa, S Almeida, S Bampi
Circuits, Systems, and Signal Processing 39 (11), 5729-5757, 2020
162020
Fixed-point NLMS and IPNLMS VLSI architectures for accurate FECG and FHR processing
PÜ da Costa, G Paim, LMG Rocha, EAC da Costa, SJM de Almeida, ...
IEEE Transactions on Biomedical Circuits and Systems 15 (5), 898-911, 2021
152021
Real-time hr estimation from wrist ppg using binary lstms
LG Rocha, M Liu, D Biswas, BE Verhoef, S Bampi, CH Kim, C Van Hoof, ...
2019 IEEE Biomedical Circuits and Systems Conference (BioCAS), 1-4, 2019
122019
Springer: Berlin
A Costa, L Rocha, E Costa, I Harvey, A Coutinho
Germany, 2007
122007
Low‐power fast Fourier transform hardware architecture combining a split‐radix butterfly and efficient adder compressors
G Ferreira, G Paim, LMG Rocha, GM Santana, RH Neuenfeld, EAC Costa, ...
IET Computers & Digital Techniques 15 (3), 230-240, 2021
112021
Exploring high-order adder compressors for power reduction in sum of absolute differences architectures for real-time UHD video encoding
G Paim, GM Santana, BA Abreu, LMG Rocha, M Grellert, EAC da Costa, ...
Journal of Real-Time Image Processing 17 (5), 1735-1754, 2020
102020
A framework for crossing temperature-induced timing errors underlying hardware accelerators to the algorithm and application layers
G Paim, H Amrouch, LMG Rocha, B Abreu, EAC da Costa, S Bampi, ...
IEEE transactions on computers 71 (2), 349-363, 2021
92021
Exploring efficient adder compressors for power-efficient sum of squared differences design
MMA da Rosa, G Paim, LMG Rocha, EAC da Costa, S Bampi
2020 27th IEEE international conference on electronics, circuits and systems …, 2020
92020
Design of a fully asynchronous image sensor reading system
A Darwish, LMG Rocha, L Fesquet, G Sicard
2015 Conference on Design of Circuits and Integrated Systems (DCIS), 1-5, 2015
92015
The Radix-2m Squared Multiplier
MMA da Rosa, G Paim, LMG Rocha, EAC da Costa, S Bampi
2020 27th IEEE International Conference on Electronics, Circuits and Systems …, 2020
72020
Using efficient adder compressors with a split-radix butterfly hardware architecture for low-power IoT smart sensors
GM Santana, G Paim, LMG Rocha, R Neuenfeld, MB Fonseca, ...
2017 24th IEEE international conference on electronics, circuits and systems …, 2017
72017
An efficient N-bit 8-2 adder compressor with a constant internal carry propagation delay
TV Fontanari, G Paim, LMG Rocha, P Ücker, E Costa, S Bampi
2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS), 1-4, 2020
62020
LSTM-only model for low-complexity HR estimation from wrist PPG
LG Rocha, G Paim, D Biswas, S Bampi, F Catthoor, C Van Hoof, ...
2021 43rd Annual International Conference of the IEEE Engineering in …, 2021
52021
An efficient NLMS-based VLSI architecture for robust FECG extraction and FHR processing
PUL da Costa, G Paim, L Rocha, E da Costa, S Almeida, S Bampi
2020 27th IEEE International Conference on Electronics, Circuits and Systems …, 2020
52020
Framework-based arithmetic core generation to explore ASIC-based parallel binary multipliers
LMG Rocha, G Paim, R Ferreira, E Costa, S Bampi
2017 24th IEEE International Conference on Electronics, Circuits and Systems …, 2017
52017
A power-predictive environment for fast and power-aware ASIC-based FIR filter design
G Paim, RS Ferreira, LMG Rocha, EAC da Costa, TG Alves, S Bampi
Proceedings of the 30th Symposium on Integrated Circuits and Systems Design …, 2017
52017
Framework-based arithmetic datapath generation to explore parallel binary multipliers
LMG Rocha, G Paim, GM Santana, EAC da Costa, S Bampi
Journal of Integrated Circuits and Systems 15 (3), 1-10, 2020
42020
系统目前无法执行此操作,请稍后再试。
文章 1–20