关注
Harshavardhan Reddy Eda
Harshavardhan Reddy Eda
NIT agartala
在 nita.ac.in 的电子邮件经过验证
标题
引用次数
引用次数
年份
Area–time–energy efficient architecture of CBNS‐based fast Fourier transform
K Das, E Harshavardhan Reddy, A Mandal, S Nath Pradhan, ...
International Journal of Circuit Theory and Applications 52 (12), 6448-6467, 2024
12024
Design of parallel pipelined architecture for wavelet based image compression using daubechie’s
N Bhuvaneswary, B Sivasankarreddy, E Harshavardhanreddy, G Gopi
2019 IEEE International Conference on Intelligent Techniques in Control …, 2019
12019
Design and Implementation of Artificial Neural Network Based Low Power Systolic Array Multiplier Using Reversible Gates
N Bhuvaneswary, HR Eda, SS Priya
2024 10th International Conference on Electrical Energy Systems (ICEES), 1-5, 2024
2024
系统目前无法执行此操作，请稍后再试。
文章 1–3
共建清朗的网络空间,如遇有害信息,请举报。
本站数据皆整合自互联网公开资源索引,方便科研学术方面查询,并不存储相关数据资源;如对此有异议,请联系我们解决.
© 2023 学术资源搜索   @联系我们 | 申请短期会员 | 数据源提交