关注
Aniruddha Shastri
Aniruddha Shastri
National Instruments Corporation
在 ni.com 的电子邮件经过验证
标题
引用次数
引用次数
年份
A scheduling and binding heuristic for high-level synthesis of fault-tolerant FPGA applications
A Shastri, G Stitt, E Riccio
2015 IEEE 26th International Conference on Application-specific Systems …, 2015
172015
A High‐Level Synthesis Scheduling and Binding Heuristic for FPGA Fault Tolerance
D Wilson, A Shastri, G Stitt
International journal of reconfigurable computing 2017 (1), 5419767, 2017
122017
An approach to complement electronics courses using virtual environment
J Jayachandran, N Joseph, M Mangat, V Verma, N Narendra, A Shastri, ...
2013 IEEE Global Engineering Education Conference (EDUCON), 708-715, 2013
22013
系统目前无法执行此操作,请稍后再试。
文章 1–3