关注
Prathamesh Pilankar
Prathamesh Pilankar
Analog design engineer Texas
在 ee.iitb.ac.in 的电子邮件经过验证
标题
引用次数
引用次数
年份
Analysis of subthreshold SOI FinFET based two stage OTA for low power
R Sonkusare, PM Pilankar, SS Rathod
Analog Integrated Circuits and Signal Processing 98, 277-289, 2019
182019
Design of SOI FinFET based Two Stage Operational Transconductance Amplifier
ASSSR Reena Sonkusare, P. Pilankar
V LSI Circuits and Systems Letter 3 (3), 26-37, 2017
5*2017
Design and Analysis of SOI FinFET Based Three Stage OTA with Nested Gm- C Frequency Compensation
SSR Reena sonkusare,P.Pilannkar,A.Gosavi,K. Sutar
IEEE VLSI Circuits and systems letter 4 (4), 15-26, 2018
2018
系统目前无法执行此操作，请稍后再试。
文章 1–3
共建清朗的网络空间,如遇有害信息,请举报。
本站数据皆整合自互联网公开资源索引,方便科研学术方面查询,并不存储相关数据资源;如对此有异议,请联系我们解决.
© 2023 学术资源搜索   @联系我们 | 申请短期会员 | 数据源提交