关注
Aditya Narayanan
Aditya Narayanan
Analog Design Engineer, Texas Instruments
在 ti.com 的电子邮件经过验证
标题
引用次数
引用次数
年份
Auto-Zeroing Static Phase Offset in DLLs Using a Digitally Programmable Sensing Circuit
Chithra, A Narayanan, RSA Kumar, N Krishnapura
IEEE Transactions on Circuits and Systems II: Express Briefs 68 (6), 1788-1792, 2021
42021
A 6 to 12-GHz Fractional- N Frequency Synthesizer With a Digital Technique to Counter Modulus-Dependent Feedback Divider Delays
A Narayanan, A Bhat, N Krishnapura
IEEE Journal of Solid-State Circuits, 2024
12024
Simulation of Divider Phase Noise and Spurious Tones in Integer-N PLLs
A Narayanan, N Krishnapura
2023 30th IEEE International Conference on Electronics, Circuits and Systems …, 2024
2024
系统目前无法执行此操作，请稍后再试。
文章 1–3
共建清朗的网络空间,如遇有害信息,请举报。
本站数据皆整合自互联网公开资源索引,方便科研学术方面查询,并不存储相关数据资源;如对此有异议,请联系我们解决.
© 2023 学术资源搜索   @联系我们 | 申请短期会员 | 数据源提交