关注
Rodolfo Pellizzoni
Rodolfo Pellizzoni
Electrical and Computer Engineering, University of Waterloo
在 uwaterloo.ca 的电子邮件经过验证 - 首页
标题
引用次数
年份
Switching Between Left and Right Continuity in Network Calculus}}
R Pellizzoni
36th Euromicro Conference on Real-Time Systems (ECRTS 2024) 298, 9, 2024
2024
LIPIcs, Volume 298, ECRTS 2024, Complete Volume
R Pellizzoni
36th Euromicro Conference on Real-Time Systems (ECRTS 2024), 2024
2024
Exclusive Hierarchies for Predictable Sharing in Last-level Cache
X Wang, Z Wu, R Pellizzoni, H Patel
2024
Co-Optimizing Cache Partitioning and Multi-Core Task Scheduling: Exploit Cache Sensitivity or Not?
B Sun, D Roy, T Kloda, A Bastoni, R Pellizzoni, M Caccamo
2023 IEEE Real-Time Systems Symposium (RTSS), 224-236, 2023
12023
Lazy load scheduling for mixed-criticality applications in heterogeneous MPSoCs
T Kloda, G Gracioli, R Tabish, R Mirosanlou, R Mancuso, R Pellizzoni, ...
ACM Transactions on Embedded Computing Systems 22 (3), 1-26, 2023
22023
X-Stream: Accelerating streaming segments on MPSoCs for real-time applications
R Tabish, R Pellizzoni, R Mancuso, G Gracioli, R Mirosanlou, M Caccamo
Journal of Systems Architecture 138, 102857, 2023
12023
A Tight Holistic Memory Latency Bound Through Coordinated Management of Memory Resources
S Abdelhalim, D Germchi, M Hossam, R Pellizzoni, M Hassan
35th Euromicro Conference on Real-Time Systems (ECRTS 2023), 2023
12023
Beyond just safety: Delay-aware security monitoring for real-time control systems
M Hasan, S Mohan, RB Bobba, R Pellizzoni
ACM Transactions on Cyber-Physical Systems (TCPS) 6 (3), 1-25, 2022
32022
HopliteML: Evolving application customized FPGA NoCs with adaptable routers and regulators
G Malik, IE Lang, R Pellizzoni, N Kapre
ACM Transactions on Reconfigurable Technology and Systems (TRETS) 15 (4), 1-33, 2022
2022
Optimizing parallel PREM compilation over nested loop structures
Z Gu, R Pellizzoni
Proceedings of the 59th ACM/IEEE Design Automation Conference, 1249-1254, 2022
22022
Parallelism-Aware High-Performance Cache Coherence with Tight Latency Bounds
R Mirosanlou, M Hassan, R Pellizzoni
34th Euromicro Conference on Real-Time Systems (ECRTS 2022), 2022
42022
A real-time virtio-based framework for predictable inter-VM communication
G Schwäricke, R Tabish, R Pellizzoni, R Mancuso, A Bastoni, A Zuepke, ...
2021 IEEE Real-Time Systems Symposium (RTSS), 27-40, 2021
112021
Worst-case latency analysis for the versal NoC network packet switch
I Lang, N Kapre, R Pellizzoni
Proceedings of the 15th ieee/acm international symposium on networks-on-chip …, 2021
32021
Duomc: Tight DRAM latency bounds with shared banks and near-cots performance
R Mirosanlou, M Hassan, R Pellizzoni
Proceedings of the International Symposium on Memory Systems, 1-16, 2021
72021
An analyzable inter-core communication framework for high-performance multicore embedded systems
R Tabish, JY Wen, R Pellizzoni, R Mancuso, H Yun, M Caccamo, LR Sha
Journal of Systems Architecture 118, 102178, 2021
42021
Virtual gang scheduling of parallel real-time tasks
W Ali, R Pellizzoni, H Yun
2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 270-275, 2021
142021
Duetto: Latency guarantees at minimal performance cost
R Mirosanlou, M Hassan, R Pellizzoni
2021 Design, Automation & Test in Europe Conference & Exhibition (DATE …, 2021
92021
Scratchpad-based operating system for multi-core embedded systems
M Caccamo, R Pellizzoni, R Mancuso, R Tabish, S Wasly
US Patent 10,846,251, 2020
12020
Dynamic memory bandwidth allocation for real-time GPU-based SoC platforms
H Aghilinasab, W Ali, H Yun, R Pellizzoni
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2020
172020
Mcsim: An extensible dram memory controller simulator
R Mirosanlou, D Guo, M Hassan, R Pellizzoni
IEEE Computer Architecture Letters 19 (2), 105-109, 2020
172020
系统目前无法执行此操作,请稍后再试。
文章 1–20