关注
Giovanni Brignone
Giovanni Brignone
在 polito.it 的电子邮件经过验证
标题
引用次数
引用次数
年份
To spike or not to spike: A digital hardware perspective on deep learning acceleration
F Ottati, C Gao, Q Chen, G Brignone, MR Casu, JK Eshraghian, ...
IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2023
152023
Array-specific dataflow caches for high-level synthesis of memory-intensive algorithms on FPGAs
G Brignone, MU Jamal, MT Lazarescu, L Lavagno
IEEE Access 10, 118858-118877, 2022
52022
LESS: Low-Power Energy-Efficient Subgraph Isomorphism on FPGA
R Bosio, G Brignone, F Minnella, MU Jamal, L Lavagno
2024 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-2, 2024
2024
A DSP shared is a DSP earned: HLS Task-Level Multi-Pumping for High-Performance Low-Resource Designs
G Brignone, MT Lazarescu, L Lavagno
2023 IEEE 41st International Conference on Computer Design (ICCD), 551-557, 2023
2023
Acceleration by Separate-Process Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis
G Brignone
Politecnico di Torino, 2021
2021
系统目前无法执行此操作,请稍后再试。
文章 1–5