标题/作者	年份
Learning in memristive neural network architectures using analog backpropagation circuits O Krestinskaya, KN Salama, AP James IEEE Transactions on Circuits and Systems I: Regular Papers 66 (2), 719-732	2018
High-throughput in-memory computing for binary deep neural networks with monolithically integrated RRAM and 90-nm CMOS S Yin, X Sun, S Yu, J Seo IEEE Transactions on Electron Devices 67 (10), 4185-4192	2020
Digital biologically plausible implementation of binarized neural networks with differential hafnium oxide resistive memory arrays T Hirtzlin, M Bocquet, B Penkovsky, JO Klein, E Nowak, E Vianello, ... Frontiers in neuroscience 13, 1383	2020
XNORBIN: A 95 TOp/s/W hardware accelerator for binary convolutional neural networks A Al Bahou, G Karunaratne, R Andri, L Cavigelli, L Benini 2018 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS), 1-3	2018
Spiking neural networks for inference and learning: A memristor-based design perspective ME Fouda, F Kurdahi, A Eltawil, E Neftci Memristive Devices for Brain-Inspired Computing, 499-530	2020
The effects of approximate multiplication on convolutional neural networks MS Kim, AA Del Barrio, H Kim, N Bagherzadeh IEEE Transactions on Emerging Topics in Computing 10 (2), 904-916	2021
PIMBALL: Binary neural networks in spintronic memory S Resch, SK Khatamifard, ZI Chowdhury, M Zabihi, Z Zhao, JP Wang, ... ACM Transactions on Architecture and Code Optimization (TACO) 16 (4), 1-26	2019
A monolithic 3-D integration of RRAM array and oxide semiconductor FET for in-memory computing in 3-D neural network J Wu, F Mo, T Saraya, T Hiramoto, M Kobayashi IEEE Transactions on Electron Devices 67 (12), 5322-5328	2020
Outstanding bit error tolerance of resistive ram-based binarized neural networks T Hirtzlin, M Bocquet, JO Klein, E Nowak, E Vianello, JM Portal, ... 2019 IEEE International Conference on Artificial Intelligence Circuits and …	2019
Neuromorphic computing using NAND flash memory architecture with pulse width modulation scheme ST Lee, JH Lee Frontiers in Neuroscience 14, 571292	2020
A robust 8-bit non-volatile computing-in-memory core for low-power parallel MAC operations S Zhang, K Huang, H Shen IEEE Transactions on Circuits and Systems I: Regular Papers 67 (6), 1867-1880	2020
Mask technique for fast and efficient training of binary resistive crossbar arrays ME Fouda, S Lee, J Lee, A Eltawil, F Kurdahi IEEE Transactions on Nanotechnology 18, 704-716	2019
TiM-DNN: Ternary in-memory accelerator for deep neural networks S Jain, SK Gupta, A Raghunathan IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28 (7 …	2020
Design of high robustness BNN inference accelerator based on binary memristors YF Qin, R Kuang, XD Huang, Y Li, J Chen, XS Miao IEEE Transactions on Electron Devices 67 (8), 3435-3441	2020
Configurable precision neural network with differential binary non-volatile memory cell structure WH Choi, PF Chiu, W Ma, M Lueker-boden US Patent 10,643,705	2020
MOUSE: Inference in non-volatile memory for energy harvesting applications S Resch, SK Khatamifard, ZI Chowdhury, M Zabihi, Z Zhao, H Cilasun, ... 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture …	2020
Memristor based binary convolutional neural network architecture with configurable neurons L Huang, J Diao, H Nie, W Wang, Z Li, Q Li, H Liu Frontiers in neuroscience 15, 639526	2021
A binarized neural network accelerator with differential crosspoint memristor array for energy-efficient MAC operations PF Chiu, WH Choi, W Ma, M Qin, M Lueker-Boden 2019 IEEE international symposium on circuits and systems (ISCAS), 1-5	2019
Edge routing with fixed node positions J Dokulil, J Katreniakova 2008 12th International Conference Information Visualisation, 626-631	2008
Training binary neural networks with knowledge transfer S Leroux, B Vankeirsbilck, T Verbelen, P Simoens, B Dhoedt Neurocomputing 396, 534-541	2020

1 - 20

计算机程序会自动估算并确定日期和引用次数。