Maximal Entropy Reduction Algorithm for SAR ADC Clock Compression

A Molev-Shteiman, XF Qi - 2019 IEEE International Conference …, 2019 - ieeexplore.ieee.org
A Molev-Shteiman, XF Qi
2019 IEEE International Conference on Microwaves, Antennas …, 2019ieeexplore.ieee.org
A reduction in the number of comparison cycles leads to power savings for a successive-
approximation-register (SAR) analog-to-digital converter (ADC). We establish that the lowest
average number of comparison cycles of an SAR ADC approaches the entropy of the ADC
output and propose a simple adaptive algorithm that approaches this lower bound. Current
SAR ADCs use binary search, which consumes more power than necessary for the
nonuniform input distributions commonly found in practice. We refer to an SAR ADC …
A reduction in the number of comparison cycles leads to power savings for a successive-approximation-register (SAR) analog-to-digital converter (ADC). We establish that the lowest average number of comparison cycles of an SAR ADC approaches the entropy of the ADC output and propose a simple adaptive algorithm that approaches this lower bound. Current SAR ADCs use binary search, which consumes more power than necessary for the nonuniform input distributions commonly found in practice. We refer to an SAR ADC employing such a search algorithm as the maximal entropy reduction ADC (MER ADC). We further comment on the fundamental connection between comparison cycle reduction and source compression.
ieeexplore.ieee.org
以上显示的是最相近的搜索结果。 查看全部搜索结果

Google学术搜索按钮

example.edu/paper.pdf
搜索
获取 PDF 文件
引用
References