A memory system includes a plurality of memory devices; and a memory controller having a
plurality of communication channels for communicating data with the plurality of memory
devices. The memory controller includes an error correction encoder that is adapted to
encode data to be communicated from the memory controller via the plurality of
communication channels, and/or an error correction decoder that is adapted to detect and
correct errors in data communicated to the memory controller via the plurality of …