Robustness analysis of different AES implementations on SRAM based FPGAs
U Kretzschmar, A Astarloa, U Bidarte… - 2011 International …, 2011 - ieeexplore.ieee.org
U Kretzschmar, A Astarloa, U Bidarte, J Jimenez
2011 International Conference on Reconfigurable Computing and FPGAs, 2011•ieeexplore.ieee.orgCommon features for comparing AES implementations are the latency and throughput of the
module as well as its resource requirements. This work evaluates the robustness against
punctual errors in the FPGA caused by SEUs or other effects for a variety of AES
implementations in order to provide a possible additional feature differentiating various
architectures. The AES implementations included in this work span from a speed of more
than one Mcycle for one encryption to 16 cycles per encryption. A fault injection flow is …
module as well as its resource requirements. This work evaluates the robustness against
punctual errors in the FPGA caused by SEUs or other effects for a variety of AES
implementations in order to provide a possible additional feature differentiating various
architectures. The AES implementations included in this work span from a speed of more
than one Mcycle for one encryption to 16 cycles per encryption. A fault injection flow is …
Common features for comparing AES implementations are the latency and throughput of the module as well as its resource requirements. This work evaluates the robustness against punctual errors in the FPGA caused by SEUs or other effects for a variety of AES implementations in order to provide a possible additional feature differentiating various architectures. The AES implementations included in this work span from a speed of more than one Mcycle for one encryption to 16 cycles per encryption. A fault injection flow is executed on the different implementations in order to determine their robustness against these punctual errors.
ieeexplore.ieee.org
以上显示的是最相近的搜索结果。 查看全部搜索结果