Methods and systems for managing synonyms in virtually indexed physically tagged caches
K Avudaiyappan - US Patent 10,565,113, 2020 - Google Patents
Methods and systems for managing synonyms in VIPT caches are disclosed. A method
includes tracking lines of a copied cache using a directory, examining a specified bit of a …
includes tracking lines of a copied cache using a directory, examining a specified bit of a …
Multi-channel network-on-a-chip
MP Thanner, SG Mueller, AP Palus… - US Patent …, 2020 - Google Patents
In at least one embodiment of the disclosure, a method includes detecting an error in a local
memory shared by redundant computing modules executing in delayed lockstep. The …
memory shared by redundant computing modules executing in delayed lockstep. The …
Loading boot code from multiple memories
M Kim - US Patent 9,575,768, 2017 - Google Patents
(56) References Cited 8443, 187 B1 5, 2013 Orr 8443, 211 B2 5, 2013 Zhao et al. US
PATENT DOCUMENTS 8.483, 718 B2 7/2013 Hwang 8,510,560 B1 8, 2013 Lambert et al …
PATENT DOCUMENTS 8.483, 718 B2 7/2013 Hwang 8,510,560 B1 8, 2013 Lambert et al …
Computer processor employing cache memory with per-byte valid bits
RR Godard, AD Kahlich - US Patent 9,513,904, 2016 - Google Patents
A computer processing system with a hierarchical memory system that associates a number
of valid bits for each cache line of the hierarchical memory system. The valid bits are …
of valid bits for each cache line of the hierarchical memory system. The valid bits are …
Parallelizing boot operations
VK Baratam, TN Aytek - US Patent 9,836,306, 2017 - Google Patents
The present disclosure describes apparatuses and techniques for parallelizing boot
operations. In some aspects, an operation transferring a boot image from a non-volatile …
operations. In some aspects, an operation transferring a boot image from a non-volatile …
Methods and systems for invalidating memory ranges in fabric-based architectures
K Kumar, T Willhalm, FG Bernat, BJ Slechta - US Patent 11,609,859, 2023 - Google Patents
US11609859B2 - Methods and systems for invalidating memory ranges in fabric-based
architectures - Google Patents US11609859B2 - Methods and systems for invalidating …
architectures - Google Patents US11609859B2 - Methods and systems for invalidating …
Methods and systems for managing synonyms in virtually indexed physically tagged caches
K Avudaiyappan - US Patent 11,314,647, 2022 - Google Patents
Methods and systems for managing synonyms in VIPT caches are disclosed. A method
includes tracking lines of a copied cache using a directory, examining a specified bit of a …
includes tracking lines of a copied cache using a directory, examining a specified bit of a …