2017-08-09 Assigned to INTEL CORPORATION reassignment INTEL CORPORATION
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors …

Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL
TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL …

2019-03-01 Assigned to INTEL CORPORATION reassignment INTEL CORPORATION
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors …

Abstract Systems, methods, and apparatuses relating to a configurable spatial accelerator
are described. In one embodiment, a processor includes a core with a decoder to decode an …

Abstract Systems, methods, and apparatuses relating to a sequencer dataflow operator of a
configurable spatial accelerator are described. In one embodiment, an interconnect network …

Methods and apparatuses relating to privileged configuration in spatial arrays are described.
In one embodiment, a processor includes processing elements; an interconnect network …

Methods and apparatuses relating to pipelined runtime services in spatial arrays are
described. In one embodiment, a processor includes processing elements; an interconnect …

Disclosed techniques utilize a satisfiability solver for allocation and/or configuration of
resources in a reconfigurable fabric of processing elements. A dataflow graph is an input …

An integrated circuit includes a memory interface, coupled to a memory to store data
corresponding to instructions, and an operations queue to buffer memory operations …

Abstract Systems, methods, and apparatuses relating to a configurable spatial accelerator
are described. In one embodiment, a processor includes a plurality of processing elements; …