Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication
AJ Lochtefeld, MT Currie, Z Cheng, J Fiorenza… - US Patent …, 2012 - Google Patents
(65) Prior Publication Data(Continued) US 2011 FOO49568 A1 Mar. 3, 2011 OTHER
PUBLICATIONS Related US Application Data 68 Applied Physics Letters 7, pp. 774-779 …
PUBLICATIONS Related US Application Data 68 Applied Physics Letters 7, pp. 774-779 …
Semiconductor sensor structures with reduced dislocation defect densities
Z Cheng, JG Fiorenza, C Sheen… - US Patent 8,253,211, 2012 - Google Patents
5,091,333 5,091,767 5,093,699 5,098,850 5,105,247 5,108,947 5,156,995 5,159,413
5,164.359 5,166,767 5,223,043 5,236,546 5,238,869 5,256,594 5,269,852 5,269,876 …
5,164.359 5,166,767 5,223,043 5,236,546 5,238,869 5,256,594 5,269,852 5,269,876 …
Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication
AJ Lochtefeld, MT Currie, Z Cheng, J Fiorenza… - US Patent …, 2014 - Google Patents
Fabrication of monolithic lattice-mismatched semiconductor heterostructures with limited
area regions having upper por tions Substantially exhausted of threading dislocations, as …
area regions having upper por tions Substantially exhausted of threading dislocations, as …
Photovoltaics on silicon
J Li, AJ Lochtefeld, C Sheen, Z Cheng - US Patent 9,508,890, 2016 - Google Patents
4,551.394 A 11/1985 Betsch et al. 4,651,179 A 3, 1987 Reichert 4,727,047 A 2f1988 Bozler
et al. 4,774,205 A 9, 1988 Choi et al. 4,789,643 A 12/1988 Kajikawa et al. 4,826,784. A …
et al. 4,774,205 A 9, 1988 Choi et al. 4,789,643 A 12/1988 Kajikawa et al. 4,826,784. A …
Reduction of edge effects from aspect ratio trapping
Z Cheng - US Patent 8,274,097, 2012 - Google Patents
US8274097B2 - Reduction of edge effects from aspect ratio trapping - Google Patents
US8274097B2 - Reduction of edge effects from aspect ratio trapping - Google Patents …
US8274097B2 - Reduction of edge effects from aspect ratio trapping - Google Patents …
Light-emitter-based devices with lattice-mismatched semiconductor structures
J Li, AJ Lochtefeld - US Patent 8,502,263, 2013 - Google Patents
US8502263B2 - Light-emitter-based devices with lattice-mismatched semiconductor structures
- Google Patents US8502263B2 - Light-emitter-based devices with lattice-mismatched …
- Google Patents US8502263B2 - Light-emitter-based devices with lattice-mismatched …
Diode-based devices and methods for making the same
AJ Lochtefeld - US Patent 8,237,151, 2012 - Google Patents
US PATENT DOCUMENTS 4,307,510 A 12/1981 Sawyer et al. 4.322, 253 A 3, 1982
Pankove et al. 4,370,510 A 1, 1983 Stirn 4,545,109 A 10, 1985 Reichert 4,551.394 A 11 …
Pankove et al. 4,370,510 A 1, 1983 Stirn 4,545,109 A 10, 1985 Reichert 4,551.394 A 11 …
Multi-junction solar cells
J Fiorenza, AJ Lochtefeld - US Patent 8,344,242, 2013 - Google Patents
US8344242B2 - Multi-junction solar cells - Google Patents US8344242B2 - Multi-junction
solar cells - Google Patents Multi-junction solar cells Download PDF Info Publication number …
solar cells - Google Patents Multi-junction solar cells Download PDF Info Publication number …
Polishing of small composite semiconductor materials
JM Hydrick, JG Fiorenza - US Patent 8,981,427, 2015 - Google Patents
A device includes a crystalline material within an area confined by an insulator. A surface of
the crystalline material has a reduced roughness. One example includes obtaining a surface …
the crystalline material has a reduced roughness. One example includes obtaining a surface …